Part Number Hot Search : 
2N2222 MAX6676 KAQW210H KAQW210H A8105 BC327G 20E301K 555C1H1
Product Description
Full Text Search
 

To Download R1LP0108ESA-5SI Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  r10ds0151ej0100 rev.1.00 page 1 of 12 2013.6.21 r1lp0108e series 1mb advanced lpsram (128k word x 8bit) description the r1lp0108e series is a family of low voltage 1-mbit static rams organized as 131,072-word by 8-bit, fabricated by renesas?s high-performance 0.15um cmos and tft tech nologies. the r1lp0108e seri es has realized higher density, higher performance and low power consumption. the r1lp0108e series is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives. it has been packaged in 32-pin sop,32-pin tsop and 32-pin stsop. features ? single 4.5~5.5v power supply ? small stand-by current: 0.6a (5.0v, typical) ? no clocks, no refresh ? all inputs and outputs are ttl compatible. ? easy memory expansion by cs1# and cs2 ? common data i/o ? three-state outputs: or-tie capability ? oe# prevents data contention on the i/o bus r10ds0151ej0100 rev.1.00 2013.6.21
r1lp0108e series r10ds0151ej0100 rev.1.00 page 2 of 12 2013.6.21 ordering information orderable part name access time temperature range package shipping container quantity r1lp0108esn-5sr#b* 55 ns 0 ~ +70c 525-mil 32-pin plastic sop prsp0032df-a (32p2s-a) tube max. 25pcs/tube max. 225pcs/inner bag max. 900pcs/inner box r1lp0108esn-5si#b* -40 ~ +85c r1lp0108esn-7sr#b* 70 ns 0 ~ +70c r1lp0108esn-7si#b* -40 ~ +85c r1lp0108esn-5sr#s* 55 ns 0 ~ +70c embossed tape 1000pcs/reel r1lp0108esn-5si#s* -40 ~ +85c r1lp0108esn-7sr#s* 70 ns 0 ~ +70c r1lp0108esn-7si#s* -40 ~ +85c r1lp0108esa-5sr#b* 55 ns 0 ~ +70c 8mm13.4mm 32-pin plastic stsop (normal-bend type) ptsa0032kb-a (32p3k-b) tray max. 234pcs/tray max. 1872pcs/inner box R1LP0108ESA-5SI#b* -40 ~ +85c r1lp0108esa-7sr#b* 70 ns 0 ~ +70c r1lp0108esa-7si#b* -40 ~ +85c r1lp0108esa-5sr#s* 55 ns 0 ~ +70c embossed tape 1000pcs/reel R1LP0108ESA-5SI#s* -40 ~ +85c r1lp0108esa-7sr#s* 70 ns 0 ~ +70c r1lp0108esa-7si#s* -40 ~ +85c r1lp0108esf-5sr#b* 55 ns 0 ~ +70c 8mm20mm 32-pin plastic tsop (normal-bend type) ptsa0032ka-a (32p3h-e) tray max. 156pcs/tray max. 1248pcs/inner box r1lp0108esf-5si#b* -40 ~ +85c r1lp0108esf-7sr#b* 70 ns 0 ~ +70c r1lp0108esf-7si#b* -40 ~ +85c r1lp0108esf-5sr#s* 55 ns 0 ~ +70c embossed tape 1000pcs/reel r1lp0108esf-5si#s* -40 ~ +85c r1lp0108esf-7sr#s* 70 ns 0 ~ +70c r1lp0108esf-7si#s* -40 ~ +85c
r1lp0108e series r10ds0151ej0100 rev.1.00 page 3 of 12 2013.6.21 pin arrangement nc a16 a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 dq0 dq1 dq2 gnd v cc a15 cs2 we# a13 a8 a9 a11 oe# a10 cs1# dq7 dq6 dq5 dq4 dq3 32-pin sop 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 a11 a9 a8 a13 we# cs2 a15 vcc nc a16 a14 a12 a7 a6 a5 a4 oe# a10 cs1# dq7 dq6 dq5 dq4 dq3 gnd dq2 dq1 dq0 a0 a1 a2 a3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 32-pin stsop a11 a9 a8 a13 we# cs2 a15 vcc nc a16 a14 a12 a7 a6 a5 a4 oe# a10 cs1# dq7 dq6 dq5 dq4 dq3 gnd dq2 dq1 dq0 a0 a1 a2 a3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 32-pin tsop
r1lp0108e series r10ds0151ej0100 rev.1.00 page 4 of 12 2013.6.21 pin description pin name function vcc power supply vss ground a0 to a16 address input dq0 to dq7 data input/output cs1# chip select 1 cs2 chip select 2 we# write enable oe# output enable nc non connection block diagram a 0 cs1# a 1 we# oe# a 16 dq0 dq1 dq7 vcc vss column decoder dq buffer address buffer row decoder sense / write amplifier clock generator memory array 128k-word x8-bit cs2
r1lp0108e series r10ds0151ej0100 rev.1.00 page 5 of 12 2013.6.21 operation table cs1# cs2 we# oe# dq0~7 operation x l x x high-z stand-by h x x x high-z stand-by l h l x din write l h h l dout read l h h h high-z output disable note 1. h: v ih l:v il x: v ih or v il absolute maximum parameter symbol value unit power supply voltage relative to vss vcc -0.3 to +7 v terminal voltage on any pin relative to vss v t -0.3 *1 to vcc+0.3 *2 v power dissipation p t 0.7 w operation temperature topr *3 r ver. 0 to +70 c i ver. -40 to +85 storage temperature range tstg -65 to 150 c storage temperature range under bias tbias *3 r ver. 0 to +70 c i ver. -40 to +85 note 1. ?3.0v for pulse 30ns (full width at half maximum) 2. maximum voltage is +7v. 3. ambient temperature range depends on r/i-version. please see table on page 1.
r1lp0108e series r10ds0151ej0100 rev.1.00 page 6 of 12 2013.6.21 dc operating conditions parameter symbol min. typ. max. unit note supply voltage vcc 4.5 5.0 5.5 v vss 0 0 0 v input high voltage v ih 2.2 - vcc+0.3 v input low voltage v il -0.3 - 0.8 v 1 ambient temperature range r ver. ta 0 - +70 c 2 i ver. -40 - +85 c 2 note 1. ?3.0v for pulse 30ns (full width at half maximum) 2. ambient temperature range depends on r/i-version. please see table on page 1. dc characteristics parameter symbol min. typ. max. unit test conditions input leakage current | i li | - - 1 ? a vin = vss to vcc output leakage current | i lo | - - 1 ? a cs1# =v ih or cs2 =v il or oe# =v ih , v i/o =vss to vcc average operating current i cc1 - 25 35 ma min. cycle, duty =100%, i i/o = 0ma cs1# =v il , cs2 =v ih , others = v ih /v il i cc2 - 2 5 ma cycle =1 ? s, duty =100%, i i/o = 0ma cs1# 0.2v, cs2 vcc-0.2v, v ih vcc-0.2v, v il 0.2v standby current i sb - - 3 ma ?cs2 =v il ? or ?cs2 = v ih and cs1# =v ih ?, others = vss to vcc standby current i sb1 - 0.6 *1 2 ? a ~+25c vin = vss to vcc (1) cs2 0.2 or (2) cs1# vcc-0.2v, cs2 vcc-0.2v - - 3 ? a ~+40c - - 8 ? a ~+70c - - 10 ? a ~+85c output high voltage v oh 2.4 - - v i oh = -1ma v oh2 vcc - 0.5 - - v i oh = -0.1ma output low voltage v ol - - 0.4 v i ol = 2ma note 1. typical parameter indicates the value for the center of distribution at 5.0v (t a= 25oc), and not 100% tested. capacitance (vcc = 4.5v ~ 5.5v, f = 1mhz, ta = 0 ~ +70c / -40 ~ +85c *2 ) parameter symbol min. typ. max. unit test conditions note input capacitance c in - - 8 pf vin =0v 1 input / output capacitance c i/o - - 10 pf v i/o =0v 1 note 1. this parameter is sampled and not 100% tested. 2. ambient temperature range depends on r/i-version. please see table on page 1.
r1lp0108e series r10ds0151ej0100 rev.1.00 page 7 of 12 2013.6.21 ac characteristics test conditions (vcc = 4.5v ~ 5.5v, ta = 0 ~ +70c / -40 ~ +85c *1 ) ? input pulse levels: vi l = 0.6v, vih = 2.4v ? input rise and fall time: 5ns ? input and output timing reference level: 1.5v ? output load: see figures (including scope and jig) note 1. ambient temperature range depends on r/i-version. please see table on page 1. dq 1.5v r l = 500 ohm c l = 30 pf ( -5si, -5sr) c l = 100 pf ( -7si, -7sr)
r1lp0108e series r10ds0151ej0100 rev.1.00 page 8 of 12 2013.6.21 read cycle parameter symbol r1lp0108e**-5** r1lp0108e**-7** unit note min. max. min. max. read cycle time t rc 55 - 70 - ns address access time t aa - 55 - 70 ns chip select access time t acs1 - 55 - 70 ns t acs2 - 55 - 70 ns output enable to output valid t oe - 30 - 35 ns output hold from address change t oh 5 - 10 - ns chip select to output in low-z t clz1 5 - 10 - ns 2,3 t clz2 5 - 10 - ns 2,3 output enable to output in low-z t olz 5 - 5 - ns 2,3 chip deselect to output in high-z t chz1 0 20 0 25 ns 1,2,3 t chz2 0 20 0 25 ns 1,2,3 output disable to output in high-z t ohz 0 20 0 25 ns 1,2,3 write cycle parameter symbol r1lp0108e**-5** r1lp0108e**-7** unit note min. max. min. max. write cycle time t wc 55 - 70 - ns address valid to end of write t aw 50 - 55 - ns chip select to end of write t cw 50 - 55 - ns 5 write pulse width t wp 45 - 50 - ns 4 address setup time t as 0 - 0 - ns 6 write recovery time t wr 0 - 0 - ns 7 data to write time overlap t dw 25 - 30 - ns data hold from write time t dh 0 - 0 - ns output enable from end of write t ow 5 - 5 - ns 2 output disable to output in high-z t ohz 0 20 0 25 ns 1,2 write to output in high-z t whz 0 20 0 25 ns 1,2 note 1. t chz , t ohz and t whz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels. 2. this parameter is sampled and not 100% tested. 3. at any given temperat ure and voltage condition, t hz max is less than t lz min both for a given device and from device to device. 4. a write occurs during the overlap of a low cs1#, a high cs2, a low we#. a write begins at the latest transition among cs1# going low, cs2 going high and we# going low. a write ends at the earliest transition among cs 1# going high, cs2 going low and we# going high. t wp is measured from the beginning of write to the end of write. 5. t cw is measured from the later of cs1# going low or cs2 going high to end of write. 6. t as is measured the address valid to the beginning of write. 7. t wr is measured from the earliest of cs1# or we# going high or cs2 going low to the end of write cycle. 8. don?t apply inverted phase signal ex ternally when dq pin is output mode.
r1lp0108e series r10ds0151ej0100 rev.1.00 page 9 of 12 2013.6.21 timing waveforms read cycle t aa cs1# a 0~16 t oh t clz1 t acs1 t oe t olz t chz1 oe# we# dq 0~7 v ih t ohz high impedance we# = ?h? level t rc valid data cs2 t clz2 t acs2 t chz2
r1lp0108e series r10ds0151ej0100 rev.1.00 page 10 of 12 2013.6.21 write cycle (1) (we# clock) cs1# t cw t ow t wc dq 0~7 t dw t dh valid data t ohz oe# we# t aw t as t wp t wr t whz t olz a 0~16 cs2 t cw
r1lp0108e series r10ds0151ej0100 rev.1.00 page 11 of 12 2013.6.21 write cycle (2) (cs1#, cs2 clock) cs1# a 0~16 t cw t wc t aw t as t wr oe# we# dq 0~7 v ih oe# = ?h? level t dw t dh t wp valid data cs2 t cw t wr t as
r1lp0108e series r10ds0151ej0100 rev.1.00 page 12 of 12 2013.6.21 low vcc data retention characteristics parameter symbol min. typ. max. unit test conditions *2 v cc for data retention v dr 2.0 - 5.5 v vin 0v (1) 0v cs2 0.2v or (2) cs1# vcc-0.2v, cs2 vcc-0.2v data retention current i ccdr - 0.6 *1 2 ? a ~+25c vcc=3.0v, vin 0v (1) 0v cs2 0.2v or (2) cs1# vcc-0.2v, cs2 vcc-0.2v - - 3 ? a ~+40c - - 8 ? a ~+70c - - 10 ? a ~+85c chip deselect time to data retention t cdr 0 - - ns see retention waveform. operation recovery time t r 5 - - ms note 1. typical parameter indicates the value for the center of distribution at 3.0v (t a= 25oc), and not 100% tested. 2. cs2 controls address buffer, we# buffer, cs1# bu ffer, oe# buffer and din buffer. if cs2 controls data retention mode, vin levels (address, we#, cs1#, oe#, dq) can be in the high impedance state. if cs1# controls data retent ion mode, cs2 must be cs2 vcc-0.2v or 0v cs2 0.2v. the other input levels (address, we# ,oe#, dq) can be in the high impedance state. low vcc data retention timing waveforms cs1# vcc (1) cs1# controlled t cdr t r 4.5v 4.5v 2.2v 2.2v v dr cs1# v cc - 0.2v cs2 vcc (2) cs2 controlled t cdr t r 4.5v 4.5v 0.2v 0.2v v dr 0v cs2 0.2v
all trademarks and registered trademarks are t he property of their respective owners. revision history r1lp0108e series data sheet rev. date description page summary 1.00 2013.6.21 - first edition issued
notice 1. descriptions of circuits, software and other related information in this document are provided only to illustrate the operat ion of semiconductor products and application examples. you are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. renesas electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 2. renesas electronics has used reasonable care in preparing the information included in this document, but renesas electronics does not warrant that such information is error free. renesas electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information incl uded herein. 3. renesas electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property ri ghts of third parties by or arising from the use of renesas electronics products or technical information described in this document. no license, express, implied or otherwise, is granted hereby under any paten ts, copyrights or other intellectual property rights of renesas electronics or others. 4. you should not alter, modify, copy, or otherwise misappropriate any renesas electronics product, whether in whole or in part . renesas electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of renesas electronics product. 5. renesas electronics products are classified according to the following two quality grades: "standard" and "high quality". t he recommended applications for each renesas electronics product depends on the product's quality grade, as indicated below. "standard": computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "high quality": transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; an ti-crime systems; and safety equipment etc. renesas electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat t o human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). you mus t check the quality grade of each renesas electronics product before using it in a particular application. you may not use any renesas electronics product for any application for which it is not intended. renesas electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any renesas electronics product for which the product is not intended by renesas electronics. 6. you should use the renesas electronics products described in this document within the range specified by renesas electronics , especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. renesas e lectronics shall have no liability for malfunctions or damages arising out of the use of renesas electronics products beyond such specified ranges. 7. although renesas electronics endeavors to improve the quality and reliability of its products, semiconductor products have s pecific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. further, renesas electronics products are not subject to radiation resistance desig n. please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a renesas electronics produc t, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measu res. because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you. 8. please contact a renesas electronics sales office for details as to environmental matters such as the environmental compatib ility of each renesas electronics product. please use renesas electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, in cluding without limitation, the eu rohs directive. renesas electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. renesas electronics products and technology may not be used for or incorporated into any products or systems whose manufactu re, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. you should not use renesas electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. when exporting the renesas electronics products or technology described in this do cument, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. 10. it is the responsibility of the buyer or distributor of renesas electronics products, who distributes, disposes of, or othe rwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, renesas electronics assumes no responsibility for any losses incurred by yo u or third parties as a result of unauthorized use of renesas electronics products. 11. this document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of renesa s electronics. 12. please contact a renesas electronics sales office if you have any questions regarding the information contained in this doc ument or renesas electronics products, or if you have any other inquiries. (note 1) "renesas electronics" as used in this document means renesas electronics corporation and also includes its majority-o wned subsidiaries. (note 2) "renesas electronics product(s)" means any product developed or manufactured by or for renesas electronics. htt p ://www.renesas.co m refer to "htt p ://www.renesas.com/" for the latest and detailed information . r e n esas el ec tr o ni cs am e ri ca in c . 2880 scott boulevard santa clara , ca 95050-2554 , u.s.a . tel: +1-408-588-6000, fax: +1-408-588-6130 renesas electronics canada limited 1101 nicholson road, newmarket, ontario l3y 9c3, canada tel: +1-905-898-5441, fax: +1-905-898-3220 renesas electronics europe limited dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, u.k tel: +44-1628-651-700, fax: +44-1628-651-804 renesas electronics europe gmbh arcadiastrasse 10, 40472 dsseldorf, germany tel: +49-211-65030, fax: +49-211-6503-1327 renesas electronics (china) co., ltd. 7th floor, quantum plaza, no.27 zhichunlu haidian district, beijing 100083, p.r.china tel: +86-10-8235-1155, fax: +86-10-8235-7679 renesas electronics (shanghai) co., ltd. unit 204, 205, azia center, no.1233 lujiazui ring rd., pudong district, shanghai 200120, china tel: +86-21-5877-1818, fax: +86-21-6887-7858 / -7898 renesas electronics hong kong limited unit 1601-1613, 16/f., tower 2, grand century place, 193 prince edward road west, mongkok, kowloon, hong kong tel: +852-2886-9318, fax: +852 2886-9022/9044 renesas electronics taiwan co., ltd. 13f, no. 363, fu shing north road, taipei, taiwan tel: +886-2-8175-9600, fax: +886 2-8175-9670 renesas electronics singapore pte. ltd. 80 bendemeer road, unit #06-02 hyflux innovation centre singapore 339949 tel: +65-6213-0200, fax: +65-6213-0300 renesas electronics mala y sia sdn.bhd. unit 906, block b, menara amcorp, amcorp trade centre, no. 18, jln persiaran barat, 46050 petalin g jaya, selan g or darul ehsan, malaysi a tel: +60-3-7955-9390 , fax: +60-3-7955-951 0 renesas electronics korea co. , ltd . 11f., samik lavied' or bld g ., 720-2 yeoksam-don g , kan g nam-ku, seoul 135-080, korea tel: +82-2-558-3737 , fax: +82-2-558-514 1 s ale s o ffi c e s ? 2013 renesas electronics corporation. all ri g hts reserved . colo p hon 2.2


▲Up To Search▲   

 
Price & Availability of R1LP0108ESA-5SI

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X